Multi core BASIC being tested

What products would you like to see?
basicchip
Posts: 837
Joined: Fri Oct 19, 2012 2:39 am
Location: Lake Tahoe, CA
Contact:

Re: Multi core BASIC being tested

Post by basicchip » Tue Jun 23, 2015 4:23 pm

The current release of firmware for the DATAlogger is 8.35 (posted here)

The issue of the autostart with battery backup is the reset generator has a "feature" that does not discriminate power on reset vs reset button, which all the other LPC parts have.

As a workaround, the LPC_REGFILE->REGFILE[63] is used to determine poweron. If the value there is &Hbe415555 or &H41beaaaa, then it is assumed the part has been reset and not powered on. Since this REGFILE is battery backed up it will look like a reset all the time and not a power on.

So if you have a battery add this statement to the start of your BASIC program.

* &H400410fc = 0

That will allow detection of poweron, even with a battery installed.
data835.hex
(75.83 KiB) Downloaded 191 times



basicchip
Posts: 837
Joined: Fri Oct 19, 2012 2:39 am
Location: Lake Tahoe, CA
Contact:

Re: Multi core BASIC being tested

Post by basicchip » Tue Jun 23, 2015 4:42 pm

>Thank you for your response. It answers most of the questions. There are a couple of things that I need some clarification.

>1 RAM availability. If the second CPU is not used, then 16K is directly available for variables and
strings/arrays etc. In addition (2K + 48K + 16K) is available for variables/data via pointers and 64K
for code. Is this correct? If so, are there any set ups needed to disable the second CPU.

The code and data space for the 2nd CPU is available through pointers. The 2nd CPU will only startup if there looks like valid code in its space, which is determined by the first code location (&H10084000) having &HF800Fxxx (a branch in it).

>2 Other than the code, what is the remaining 6MB of Flash typically used for.

It is more due to 8MB being the smallest cost effective quad SPI Flash available. You can use WRITE to access it. In theory we could run code from there, but so far no real demand to do that.

>3 You mention that writing speed to the SD card is limited by the SD card itself.
What is the SPI write speed to the SD card? At a minimum Can a Class 2 card be used and written at 2MB/sec

We really haven't stress tested that interface, our use has been for low bandwidth logging.

>4 From your product listing, which controller offers the most RAM for user data and also includes the SD card option.

We have an unreleased version of the SuperPRO with SD card support, but we can offer that code for update. We haven't released it mainly because we have a lot of OEMs using the existing version, and we don't need to upset their code. The major difference is the default baud rate for that code is 115Kb, and we use SYSTICK for the TIMER rather than one of the hardware timers.

In addition we have released to OEMs code for an LPC4078 and LPC4074 both of which support SD card interface.

Post Reply